		Date	CHANGE	REASON
Mod#	ECO# 55	9-16- 79	Cut pin 4 of 34 pin connector.	A polarizing key will be added to the WDI cable attached to this connector.
2	76	12-17-	R17 must be 100 x, not 680 x.	Need for systems of ≥5 memory cards.
3	81	1-9-80	Jump IC18-7 → IC19-7.	Missing artwork.
4 Superc. 62 #170.	84	1-9-80	Cut trace to IC2-4, pin side. Insert 560 - between IC2-4 & IC2-13. Insert 100pf between IC2-13 & IC2-7.	This circumvents the simultaneous occurance of $\overline{0E}$ low (pin 1) and latch low (pin 11) on chip 78 on the 64KZ. This problem would occasionally give 'failed compare' errors on transfer of files.
5	105	2-6-80	Jump IC26-1→ IC26-16.	Missing trace. Pin-1 (the clear input to a 74LS174) should be tied to logic high (+5V).
6	139	3-3-80	Insert 3.3K A between IC12-12 &IC12-16 OR Change RN6 from 10K to 2.7K A.	Resistors in RN6 are pull-ups for the Z80 DMA chip (IC37). Adding the 3.3K, or changing all the RN values to 2.7K will yield faster rise time on BUSRQ (pin 15, IC37). BUSRQ is connected to address line A2 of the DMACTL PROM (pin 12, IC12). The faster rise time provides more reliable operation of this PROM.
7	170	3-31-80	This supercedes ECO #84. Cut trace between IC19-3 & IC32-9 on the pin side. Jump IC19-8 -> IC32-9 on the pin side. Remove RC network (if installed) at IC2-4,13,7 (mounted on IC2 itself Jump IC2-4 -> IC2-13 on pin side, if cut	This eliminates a race condition between the outputs of IC19-3 and IC32-3. It also eliminates the glitch on PDBIN without the need for RC network at IC2-4,13,7.